View TB6634FNG_8693657.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

TB6634FNG 2015 - 4 - 3 1 toshiba bi - cmos integrated circuit silicon monolithic t b6 634f n g 3 - phase full - wave sine - wave pwm brushless motor controller the TB6634FNG is designed for motor fan applications for three - phase brushless dc (bldc) motors. feat ures ? sine - wave pwm control ? triangular - wave generator (with a carrier frequency of f osc /252 hz) ? lead angle control (0 to 58 in 32 separate steps) ? lead angle e xternal setting or automatic internal control ? current - limiting input pin ? voltage regulator (v refo ut = 5 v ( typ. ) , 30 ma ( max )) ? operating supply voltage range: v cc = 6 v to 16.5 v ? motor restrained detection ? motor supply voltage detection weight : 0. 17 g ( typ. ) ? 2014 toshiba corporation
TB6634FNG 2015 - 4 - 3 2 block diagram in the above block diagram, part of the functional blocks or consta nts may be omitted or simplified for explanatory purposes. system clock generator position estimation counter 5 - bit adc 6 - bit t riangular wave generator output waveform generator data seletor 120/ 180 select & gate block dead time control charger 120 commutation matrix power - on reset protection & reset phase alignment fg rotation direction st / sp cw / ccw err gb comparator comparator comparator comparator pwm hu hv hw 120/180 phase u internal ref. voltage peak hold lowpass filter + upper limit voltage regulat or osc/c hu m hv p hw p v sp v cc gnd res i dc fg u x v y w z vdc v ref out fgc ph g in g out lpf/la ul osc/r hw m hu p h vm cw/ccw tr 2 - bit adc & o ver voltage detection restraint detection phase v phas e w
TB6634FNG 2015 - 4 - 3 3 pin configuration 1 osc/c 2 3 4 5 6 7 8 9 10 11 12 13 14 15 cw/ccw osc/r hup hum hvp hvm hwp hwm gnd res v sp vdc ul lpf/la tr 30 fg 29 z 28 y 27 x 26 w 25 v 24 u 23 vrefout 22 v cc 21 idc 20 gin 19 gout 18 ph 17 fgc 16
TB6634FNG 2015 - 4 - 3 4 pin description pin no. symbol function description 1 z commutation signal output, z (low - side of w - phase ) high - active 2 y commutation signal ou tput, y (low - side of v - phase ) 3 x commutation signal output, x (low - side of u - phase ) 4 w commutation signal output, w (high - side of w - phase ) 5 v commutation signal output, v (high - side of v - phase ) 6 u commutation signal output, u (high - side of u - ph ase) 7 res abnormal detection input h: runs the motor l: stops the motor. (the commutation output signals are forced low.) the res input has an internal pull - down resistor. 8 vdc motor supply voltage detection adjusting the number of steps addition of t he lead angle by input voltage (2 - bit ad) over voltage detection hysteresis: 0.1 v ( typ. ) 3.9 v ( typ. ) or less: runs the motor. 4.1 v ( typ. ) or more: stops the motor ( the commutation output signals are forced low) . 9 tr motor restrained detection ratio of the driving term and the stopping term: 1 : 6 . 10 idc current limit control input the dc - link current is applied to the idc input. the reference voltage is 0.3 v. the idc input has an internal rc filter and a digital filter. 11 gin gain setting the g in and g out pins are used to amplify the idc level so that the lead angle will be optimal. 12 gout 13 ph peak hold a peak - hold capacitor and a discharge resistor are connected to this pin. 14 lpf/la low pass filter/ input lead angle setting connecting t he capacitor for rc low pass filter ( built - in resistance of 1 00 k ) 0 to 58 in 32 separate steps. 15 ul upper limit of lead angle setting upper limit of the lead angle (ul = 0 v to 5.0 v) 16 vrefout reference voltage output 5 v (typ.), 30 ma (max) a capacitor for oscillation prevention is connected to the v refout ou tput. 17 hup position signal input, u gate block protection is activated when uvw = 111 or 000. these inputs have internal pull - up resistors and digital filters. 18 hum 19 hvp position signal input, v 20 hvm 21 hwp position signal input, w 22 h wm 23 fgc fg output signal switch input h or open: fg = 3 ppr l: fg = 1 ppr the fgc input has an internal pull - up resistor. 24 cw/ccw clockwise/counterclockwise rotation l: clockwise rotation h: counterclockwise rotation the cw/ccw input has an intern al pull - up resistor. 25 fg fg signal output fgc = h or open : 3 ppr output. fgc = l : 1 ppr output. ppr: one pulse per electrical angle 26 osc/r oscillator resistor cr oscillation 27 osc/c oscillator capacitor 28 gnd ground D 29 v s p voltage command input the v sp input has an internal pull down resistor. 30 v cc power supply v cc = 6 to 16.5 v
TB6634FNG 2015 - 4 - 3 5 input/output equivalent circuits equivalent circuit diagrams may be partially omitted or simplified for explanatory purposes. pin symbol inpu t/output signal internal circuit position signal input u position signal input v position signal input w hup hum hvp hvm hwp hwm analog hysteresis: 10.5 mv (typ.) built - in digital filter 4 clk @f osc clockwise/counterclockw ise rotation cw/ccw digital h: v refout - 1 v ( min ) l: 0.8 v ( max ) h/open: counterclockwise (ccw) l: clockwise (cw) abnormal detection res hysteresis comparator hysteresis 0.1 v ( typ. ) built - in digital filter 4 clk @ f osc h : 2.6 v ( typ. ) or more. l : 2.4 v (typ. ) or less. h : runs the motor l /open : stops the motor ( the commutation output signals are forced low.) fg output signal switch input fgc digital h : v refout - 1 v ( min ) l : 0.8 v ( max ) h /open: fg = 3 ppr l : fg = 1 ppr voltage command signal v sp analog input range: 0 to 10 v motor supply voltage detection v dc adjusting the number of steps addition of the lead angle by input voltage (2 - bi t ad) hysteresis 0.1 v ( typ. ) over voltage detection hysteresis 0.1 v ( typ. ) built - in digital filter 4 clk @f osc 4.1 v ( typ. ) or more : stops the motor . ( gate block protection ) 3.9 v (typ. ) or less : runs the motor . vrefout 4.0 v 150 k ? 100 ? v refout v refout v refout 100 k ? v refout 2.0 k ? v refout 100 k ? 2.5 v 100 ? v ref out v refout 100 k ? 2.0 k ?
TB6634FNG 2015 - 4 - 3 6 pin symbol inpu t/output signal internal circuit gain sett ing (lead angle control circuitry) gin gout non - inverting amplifier 25 db max g out output voltage low: gnd high: v cc - 1.7 v peak hold ( lead angle control circuitry ) ph a peak - hold capacitor and a discharge resistor are connec ted to the ph pin. recommended r/c : 100 k /0.1 f lowpass filter / lead angle control input ( lead angle control circuitry ) lpf/la a capacitor for the rc lowpass filter is connected to this pin. a 100 - k (typ.) resistor is contained on - chip. recommended c value: 0.1 f in case lead angle is fixed externally, ul is connected to v refout . setting voltage is input to la pin. input range 0 to 5.0 v (v refout ) input voltage of v refout or more is fixed to maximum lead angle of 58 . lead angle (5 - bit ad) 0 v: 0 5 v: 58 upper limit for la ul if the voltage applied to the la input exceeds the upper limit set by this input, it is clipped to limit the lead angle. ul = 0 to 5.0 v current limit control input idc analog fil ter time constant 1 s ( typ. ) digital filter 5 clk@f osc when the idc voltage exceeds 0.3 v ( typ. ) , the commutation signal outputs low. ( it is deactivated after a carrier cycle) if ids is open, all the commutation outputs are disabled. v cc 100 v refout 0.3 v 200 k 5 pf comparator g out g in 100 v cc 100 k 100 v cc 100 100 v cc v cc t g in g out i dc to peak hold circuitry 100
TB6634FNG 2015 - 4 - 3 7 pin symbol inpu t/output signal internal circuit reference voltage output v refout 5 0.5 v (30 ma ( max ) ) motor restrained detection tr capacitor connection for motor restrained detection 0.01 f : run : stop ( the commutation signal outputs low. ) = 5 s : 30 s fg signal output fg digital push - pull output ( 1 ma ( max ) ) fgc = h/open 3 ppr output (3 pulses/electrical angle ) fgc = l 1 ppr output (1 pulse/electrical angle) commutation signal output u commutation si gnal output v commutation signal output w commutation signal output x commutation signal output y commutation signal output z u v w x y z digital push - pull output ( 2 ma ( max ) ) l: 0.78 v ( max ) h: v refout - 0.78 v ( min ) v refo ut v refout 100 v refout v refout 100 v refout v refout 4 pf v cc v cc v cc
TB6634FNG 2015 - 4 - 3 8 abso lute maximum ratings (ta = 25c) characteristics symbol rating unit supply voltage v cc 18 v input voltage v in1 - 0.3 to v cc ( note 1) v v in2 - 0.3 to v refout + 0.3 ( note 2) output voltage vout v refout + 0.3 ( note 3) v input/output voltage vinout v cc ( no te 4) output current i out1 1 ( note 5) ma i out2 2 ( note 3) ma vrefout output current i refout 30 ( note 6) ma power dissipation p d 1.1 ( note 7) w operating temperature t opr - 30 to 115 ( note 8) c note 1: v in 1 pin : v sp note 2: v in 2 pins : hup, hvp, hwp, hum, hvm, hwm cw/ccw, res, i dc , fgc , gin, tr, osc/r, osc/c, and vdc note 3: u, v, w, x, y, and z note 4: gout , ph, lpf/la, and ul note 5: fg note 6 : since the v refout pin delivers a maximum output current of 30 ma, care should be exercised to the outp ut impedance. note 7 : when mounted on a universal board (50 mm 50 mm 1.6 mm , cu 4 0 % ) note 8 : the operating temperature range is determined by the p d - ta characteristics. operating ranges (ta = 25 c) characteristics symbol min typ. max unit supply voltage v cc 6 15 16.5 v oscillation frequency f osc 3 4.5 6 mhz ambient temperature ta ( c) p d C ta power dissipation p d (w) 0 0 2.0 when mounted on universal board 50 mm 50 mm 1.6 mm ic only r th (j - a) = 145c/w 1.6 1.2 0.8 50 100 150 200 0.4
TB6634FNG 2015 - 4 - 3 9 electrical characteristics (ta = 25c, v cc = 1 5 v) characteristics symbol test condition min typ. max unit supply current i cc v refout = open D 6 9 ma inpu t current i in1 v in = 5 v v sp D 35 70 a i in 2 v in = 5 v res D 50 100 i in 3 v in = 0 v cw/ccw, fgc 100 50 D input voltage v in h res stop : drive 2.4 2.6 2.8 v l res drive : stop 2.2 2.4 2.6 hys res D 0.1 D v in high cw/ccw, fgc v refout 1 D v refout v low D D 0.8 v sp t sine - wave commutation on duty = 92% (typ.) 8.2 D 10 v h pwm duty 92% 5.1 5.4 5.7 m refresh : motor startup 1.8 2.1 2.4 l commutation off : refresh 0.7 1.0 1.3 hall effect inputs input sensitivity v s diff erential inputs 40 D D mvpp common - mode input voltage v w 1.5 D 3.5 v input hysteresis v h reference data (note 1) 3 10.5 21 mv input delay time t dt hall sensor inputs (f osc = 4.5 mhz) D 1.0 D s t dc i dc (f osc = 4.5 mhz) D 2.0 D output voltage v ou t (h) - 1 i out = 2 ma u, v, w, x, y, z v refout 0.78 v refout 0.3 D v v out (l) - 1 i out = 2 ma u, v, w, x, y, z D 0.3 0.78 v fg (h) i out = 1 ma fg v refout 1.0 v refout 0.2 D v fg (l) i out = 1 ma fg D 0.2 1.0 v refout i out = 30 ma v refout 4.5 5.0 5 .5 output leakage current i l (h) v out = 0 v u, v, w, x, y, z D 0 10 a i l (l) v out = v refout u, v, w, x, y, z D 0 10 dead time (cross conduction protection) t off (f osc = 4.5 mhz), i out = 2 ma, 1.7 2.0 2.3 s current limit detection voltage vidc i dc 0.285 0.3 0.315 v la gain setting amp amp out gin, g out 100 k /10 k i dc = input 0.2 v i out = 1 ma 2.0 2.2 2.4 v amp ofs gin, g out 100 k /10 k i dc = input 0.2 v D 5 D mv la limit setting error t ul (2.5) ul = 2.5 v, hall in = 100 hz 26 30 33 l a peak hold output voltage phout gin, g out 100 k /10 k i dc = input 0.2 v i out = 5 ma 2.0 2.2 2.4 v lead angle correction t la (0) lpf/la = 0 v, hall in = 100 hz D 0 D t la (2.5) lpf/la = 2.5 v, hall in = 100 hz 26 30 33 t la (5) lpf/la = 5 v, hal l in = 100 hz 52 57 60
TB6634FNG 2015 - 4 - 3 10 characteristics symbol test condition min typ. max unit v cc monitor v cc (h) output turn - on threshold 4.2 4.5 4.8 v v cc (l) output turn - off threshold 3.7 4.0 4.3 v h input hysteresis width D 0.5 D pwm oscillation frequency ( c arrier frequency) f c (20) osc/c = 330 pf, osc/r = 9.1 k 18.45 20.5 22.55 k hz f c (18) osc/c = 330 pf, osc/r = 10 k 16.65 18.5 20.35 maximum conduction duty cycle t on (max) osc/c = 330 pf, osc/r = 10 k v sp = 5.7 v 89 92 95 % motor restrained detection tontr tr = 0.01 f drive time reference data (note 1) 3.33 4.76 8.33 s tofftr tr = 0.01 f stop time reference data (note 1) 20 28.57 50 s ftr tr = 0.01 f frequency 65 105 150 hz motor supply voltage detection v dc3h v dc lead angle + 5.625 : stop 3.9 4.1 4.3 v v dc3l v dc stop : lead angle + 5. 625 3.7 3.9 4.1 v v dc2h v dc lead angle + 3.75 : lead angle + 5.625 2.9 3.1 3.3 v v dc2l v dc lead angle + 5.625 : lead angle + 3.75 2.7 2.9 3.1 v v dc1h v dc lead angle + 1.875 : lead angle + 3.75 2.5 2.7 2.9 v v dc1l v dc lead angle + 3.75 : lead angle + 1.875 2.3 2.5 2.7 v v dc0h v dc lead angle + 0 : lead angle + 1.875 2.1 2.3 2.5 v v dc0l v dc lead angle + 1.875 : lead angle + 0 1.9 2.1 2.3 v v dchys v dc input hysteresis width D 100 D mv note 1 : not tested in productio n
TB6634FNG 2015 - 4 - 3 11 function description 1. basic operation in startup, the motor is driven by square - wave commutation signals that are generated according to the position signals. when the position signals indicate a rotational speed (f) of 1 hz, the TB6634FNG estimates th e rotor positions from the position signals and modulate them. the TB6634FNG then generates sine - wave by comparing the modulated signals against a triangular waveform. from startup to 1 hz: square - wave drive (120 commutation); f = f osc /(750000 6) over 1 hz: sine - wave pwm drive (180 commutation); f will be approximately 1 hz when f osc = 4.5 mhz 2. voltage command (v sp ) signal and bootstrap voltage regulation (1) when v sp 1.0 v: the commutation signal outputs are disabled (i.e., gate protection is activated). (2) when 1.0 v < v sp 2.1 v: the low - side transistors are turned on at a regular (pwm carrier) frequency. (the conduction duty cycle is approx. 8 %.) (refresh) (3) when 2.1 v < v sp 7.3 v: during sine - wave pwm drive, the commutation signals directly appear ex ternally. during square - wave drive, the low - side transistors are forced on at a regular (pwm carrier) frequency. (the conduction duty cycle is approx. 8 % .) (4) when 8.2 v v sp 10 v (test mode): the TB6634FNG operates in sine - wave mode at lead angle of zer o. however, it operates in square - wave mode while it detect s upwind. the drive mode switches from square - wave drive to sine - wave pwm at a v sp of 7.9 v typical. the conduction duty cycle keeps the state as follows; 5.4 v typical v sp . it is calculated as pwm_carrier_frequency 92 % typical. 3. dead time insertion (cross conduction protection) to prevent a short - circuit between external low - side and high - side power elements during sine- wave pwm drive, a dead time is digitally ins erted between the turn - on of one side and the turn - off of the other side. (the dead time is also implemented at the full duty cycle during square - wave drive.) t off = 9/f osc t off ? 2.0 s when f osc = 4.5 mhz, where f osc is the reference clock frequency (i.e., cr oscillator frequency). (1) (2) (3) 92% 2.1 v 1.0 v 5.4 v v sp pwm duty 7.3 v 8.2 v 10 v (4) v sp u (v, w ) toff toff x ( y, z )
TB6634FNG 2015 - 4 - 3 12 4. lead angle control the lead angle can be adjusted between 0 and 58 in 32 separate steps according to the induced voltage level on the lpf/la inpu t, which works with 0 to 5 v. 0 v = 0 5 v = 58 (a lead angle of 58 is assumed when the la voltage exceeds 5 v.) steps lpf/l a (v) lead angle ( ) steps lpf/la (v) lead angle ( ) steps lpf/la (v) lead angle ( ) 0 0.000 0.000 11 1.719 20.625 22 3. 438 41.250 1 0.156 1.875 12 1.875 22.500 23 3.594 43.125 2 0.313 3.750 13 2.031 24.375 24 3.750 45.000 3 0.469 5.625 14 2.188 26.250 25 3.906 46.875 4 0.625 7.500 15 2.344 28.125 26 4.063 48.750 5 0.781 9.375 16 2.500 30.000 27 4.219 50.625 6 0.938 1 1.250 17 2.656 31.875 28 4.375 52.500 7 1.094 13.125 18 2.813 33.750 29 4.531 54.375 8 1.250 15.000 19 2.969 35.625 30 4.688 56.250 9 1.406 16.875 20 3.125 37.500 31 4.844 58.125 10 1.563 18.750 21 3.281 39.375 32 5.000 58.125 note : be careful in using the TB6634FNG because the upper of lead angle is limited to about 25 steps when the range of the power supply voltage v cc is 6 v to 7 v. 0 5 10 15 20 25 30 35 40 45 50 55 60 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 M? lpf/la v lpf/la(v) - M? characteristics of lpf/la (v) and lead angle (?) lead angle (?)
TB6634FNG 2015 - 4 - 3 13 5. pwm carrier frequency the triangular waveform generator provides a carrier frequency of f osc /252 necessary for pwm generation. (the triangular wave is also used to force the switch - on of low - side transistors during square - wave drive.) carrier frequency : fc = f osc /252 (hz), where f osc = reference clock (crystal oscillator) frequency 6. rotation pulse output rotation pulse based on the hall signal is outputted. fgc terminal switches 1 pulse/electrical angle and 3 pulses/electrical angle. one pulse/electrical angle is generated by the hall signal of u phase. three pulses/electrical angle are gener ated by combined each up - down edge of u phase, v phase, and w phase. fgc fg high or open 3 pulses / electrical angle low 1 pulse/electrical angle timing chart of fg signal hwm hvp hwp hup hvm hum fgc = high fgc = low
TB6634FNG 2015 - 4 - 3 14 7. abnormal detection input pins (1) overcurrent prot ection ( idc pin) if the voltage of the dc - link current exceeds the internal reference voltage, the commutation signals are forced low. overcurrent protection is disabled after every carrier period. reference voltage = 0.3 v (typ.) (2) abnormal detection input (res pin ) when the res input is low, the commutation outputs are disabled. when the res input is then set high, abnormal detection is disabled after every carrier period and the commutation outputs are re - enabled. any irregular conditions of the motor sho uld be detected by external hardware; such indications should be presented to the res input. res pin commutation output signals (u, v, w, x, y, z) high the motor can be driven low or open low ( gate block protection) when res is low , charging of the bootstrap capacitor stops. in order to charge the bootstrap capacitor in recovering, input the voltage as follows; 1.0 v < v sp 2.1 v (3) abnormal position signal protection when the position signal inputs (uvw) are all highs or all lows, the commutatio n outputs are forced off (i.e., gate block protection). when these inputs are then set to any other combination, the commutation outputs are re - enabled. (the all - high and all - low conditions are hall sensor outputs.) position detection signal (internal hal l amplifier output) in sine - wave pwm drive mode is constructed with latch circuit. so, some noise or chattering do not invite errors in driving because prior mode is kept in case the position detection signal output s different voltage from the expected one . (4) undervoltage lockout (v cc monitor) while the power supply voltage is outside the rated range during power - on or power - off, the commutation outputs are set to the high - impedance state to prevent external power elements from damage due to short - circuits. high - impedance power supply voltage commutation signal 4 .5 v ( typ. ) 4.0 v ( typ. ) gnd v m v cc high - impedance outputs enabled
TB6634FNG 2015 - 4 - 3 15 8. motor restrained protection when hall signal continues to detect below state, intermittent operation (period of operation: period of halt = 1:6) is repeated. < state of motor restrained protection > operation starts and the restrained protection starts counting when v sp exceeds 2.1 v . in case rotation direction of the motor is the same as the set direction (cw: 180 conduction mode) , the motor restrained protection operates under the condition that the hall signal outputs wit h 1 hz (f osc = 4.5 mhz ) or less in the square - wave drive mode ( 120 conduction). in case rotation direction of the motor is opposite of the set direction (ccw: 120 conduction mode of the inverted hall input), the motor restrained protection operates under the condition that the hall signal outputs with about 5 hz (f osc = 4.5 mhz ) or less. when motor restrained protection operates, conducting output is set low during turning off. in case v sp is set 2.1 v or less during operation, the counter starts from in itial state after reset. however, the counter does not reset and the term of turning off continues though v sp is set 2.1 v or less during turning off. operation of motor restrained protection cw/ccw v sp > 2.1 v v sp 2.1 v motor rotation direction - cw ccw low ( cw ) operation 1 hz ( same as set direction by cw/ccw pin ) operation 5 hz ( opposite of set direction by cw/ccw pin ) non active high ( ccw ) operation 5 hz ( opposite of set direction by cw/ccw pin ) o peration 1 hz ( same as set direction by cw/ccw pin ) non active < setting > term of detection and that of turning off can be set by the external capacitor (c1) of tr terminal. ? setting time operation term to n[s] = c1 (vh vl ) 2 / i 500 counters turning off t erm to ff [s] = c1 (vh vl ) 2 / i 3000 counters ( note 1) ex : when c1 is 0.01 f , i is 3 .15 a ( typ. ), vh is 2 v ( typ. ), and vl is 0.5 v ( typ. ) . and so, to n[s] is 4.76 s ( typ. ) and toff[s] is 28.57 s ( typ. ). note 1 : in t urn ing off term, the boot strap capacitor is not charged (refresh). in order to charge the boot strap capacitor in recovering operation, input command voltage as follows; 1.0 v < v sp 2.1 v . note 2 : conducting output is low (turning off state) wh en open detection operates under the condition that tr pin is open. note 3 : the counter is not increased any more by applying fixed voltage (gnd) to tr pin. and operation state continues because the motor restrained protection stops operation. the counter is reset on either following condition by cw/ccw set and rotation direction. hall > 1 hz hall > 5 hz hall u hall v hall w v sp counter osc circuit tr pin open detection counter reset tr output drive control c 1 2.1 v counter start
TB6634FNG 2015 - 4 - 3 16 9. motor supply voltage detection the change of the motor power supply voltage can be monitored because lead angle can be corrected (four levels of lead angle are increased based on lpf/la) and the operation can be halted (gate block protection) by inputting volt age to vdc pin . voltage of vdc pin (typ. ) ( note 1 ) functions 4.0 v to vref+0.3 v conducting signal output is low( gate block protection ) ( note 2 ) 3.0 v to 4.0 v lead angle ( lpf/la ) + 3 levels ( 5.625 ) 2.6 v to 3.0 v lead angle ( lpf/la ) + 2 levels ( 3.75 ) 2.2 v to 2.6 v lead angle ( lpf/la ) + 1 level ( 1.875 ) 0 v to 2.2 v lead angle ( lpf/la ) + 0 level note 1: threshold voltage of vdc is different between rising state and falling state because it has the hysteresis width of 100 mv (typ.). note 2: it is released on every carrier frequency. the boot strap capacitor is not charged (refresh) in turning off. in order to charge the boost strap capacitor in recovering, input the command voltage as follows; 1.0 v < v sp 2.1 v.
TB6634FNG 2015 - 4 - 3 17 operation flow note: the conduction period is reduced by the dead time. (carrier_frequency 92% ? t d 2) voltage command : v sp sine - wave drive mode commutation duty cycle 2.1 v ( typ. ) 92% 5.4 v ( typ. ) voltage command : v sp square - wave drive mode output on duty (u, v, w) 2.1 v ( typ. ) 92% ( note ) 5.0 v ( typ. ) sine - wave patterns ( modulated signal ) triangular wave ( carrier frequency ) position estimation counter system cl ock generator phase alignment voltage command cr oscillator comparator w phase v phase u phase u x v y w z position signals ( hall sensors)
TB6634FNG 2015 - 4 - 3 18 th e position signals from hall sensors are modulated, and the modulated signals are then co mpared against a triangular waveform to generate a sine - wave pwm . the counter measures the period from given rising ( or falling) edges of three hall signals to their next falling (or rising) edges (60 electrical degrees). this period is then used as 60 ph ase data for the next modulation. a total of 32 ticks comprise 60 electrical degrees; the length of a tick equals 1/32nds the time period of the immediately preceding 60 phase. in the above diagram, the modulated waveforms have an interval ( ) equal to 1/ 32nd s of the interval between a rising edge of hu to a falling edge of hw ( ) of the previous cycle. likewise, the modulated waveforms have an interval ( ) equal to 1/32nds of the interval between a falling edge of hw to a risi ng edge of hv ( ) of the previous cycle. if 32 ticks finish modulated before or ends, next 32 ticks modulate with the same time width until the next falling edge . moreover, the phase match with the modulated waveform is done at every z ero crossing of the positional detection signal. the modulated waveform is reset on each falling or rising edge of the positional detection signal, which occurs every 60 electrical degrees. therefore, the modulated waveform becomes discontinuous at each reset while the position of the hall signal misaligns or the motor is accelerating or decelerating. note: in the above diagram, hu is shown as square waveforms for the sake of simplicity. * t s v 1 2 3 4 5 6 30 31 32 32 ticks * t * t = t 1/32 hu hv hw s u s v sw d d * hu, hv, hw: hall signal
TB6634FNG 2015 - 4 - 3 19 forward rotation timing chart (cw/ccw = low, lpf/ la = gn d , fgc=hig h ) * : when the hall input frequency is equal to or greater than 1 hz (@ f osc = 4.5 mhz), lead angle control is activated according the lpf/la input. the above timing chart is simplified to illustrate the function and behavior of the device. hwm hvp hwp hup hvm hum 0 < hall signals < 1 hz (120 commutation ) z x y v w u fg ( noninve rted h all signal inputs ) 1 hz < hall signals (180 commutation : modulated waveforms of the internal ic ) s u s v s w fg
TB6634FNG 2015 - 4 - 3 20 forward rotation timing chart (cw/ccw = low, lpf/la = gnd , fg c = high ) * : when the inverted hall signal is inputted while cw/ccw is low, the ic drives in 120 commutation mode with a lead angle of 0 (reverse ro tation). the above timing chart is simplified to illustrate the function and behavior of the device. z fg x y v w u hwm hvp hwp hup hvm hum ( inverted h all signal input ) reverse rotation sensing (120 commutation )
TB6634FNG 2015 - 4 - 3 21 reverse rotation timing chart (cw/cc w = high, lpf/la = gnd , fgc = high ) * : when the hall input frequency is equal to or grea ter than 1 hz (@ f osc = 4.5 mhz), lead angle control is activated according the lpf/ la input. the above timing chart is simplified to illustrate the function and behavior of the device. z fg x y v w u hwm hvp hwp hup hvm hum 0 < hall signals < 1 hz (120 commutation ) ( inverted h all signal input ) 1 hz < hall signals (180 commutation : modulated waveforms of the internal ic ) s u s v s w f g
TB6634FNG 2015 - 4 - 3 22 ( noni nverted h all signal input ) z fg x y v w u reverse rotation sensing (120 commutation ) hwm hvp hwp hup hvm hum reverse rotation timing chart (cw/ccw = high, lpf/la = gn d , fgc = high ) * : when the noninverted hall signal is inputted while cw/ccw is high , the ic drives in 120 commutation mode with a lead angle of 0 (reverse rotation). the above timing chart is simplified to illustrate the function and behavior of the device.
TB6634FNG 2015 - 4 - 3 23 sq uare - wave drive waveform (cw / ccw = low) note: square waveforms are used in the above diagram for the sake of simplicity. to obtain an adequate bootstrap voltage, the low - side outputs (x, y and z) are always turned on for eigh t percent of the carrier period (t onl ) even during the off time of the low side in 120 commutation mode. as shown in the enlarged view, the high - side outputs (u, v and w) are turned off for a dead time period while the low - side outputs are on. ( td varies with the v sp input.) carrier frequency = f osc /252 (hz) dead time: td = 9/f osc (s) (v sp 5.0 v, td = low) t onl = carrier_frequency 8% (s) (constant regardless of the v sp input) in square - wave drive mode, the changing of the motor speed is enabled, depending on the v sp voltage; the motor speed is determined by the duty cycle of t onu . note: at startup, the motor is driven by a square wave when the hall signal frequency is 1 hz or lower (@ f osc = 4.5 mhz) and when the motor is rotating in the direction reverse to the settings of the tb 6634 f n g. hall signal inputs h u h v h w enlarged view u x v y w z output waveforms t onu t onl t d w z t d ( no te)
TB6634FNG 2015 - 4 - 3 24 sine - wave drive waveform (cw/ccw = low) in sine - wave drive mode, the amplitude of the modulated signals varies with the v sp voltage and the motor speed changes with the conduction duty cycle of the output waveforms. triangular wave frequency = carrier frequency = f osc /252 (h z) note: at startup, the motor is driven by a sine wave when the hall signal frequency is 1 hz or higher (@ f osc = 4.5 mhz) and when the motor is rotating in the same direction as settings of the tb 6634 fng . v phase u phase w phase inside tb 6634 fng modulated signals triangular wave (carrier) v uv ( u - v ) v vw ( v - w ) v wu ( w - u ) phase voltage differences output waveforms u x v y w z
TB6634FNG 2015 - 4 - 3 25 application circuit example note 1 : connect to ground as necessary to prevent ic malfunction due to noise. note 2 : connect gnd to signal ground on the application circuit. note 3 : utmost care is required in the design of the output, v cc , and gnd lines since the ic may shat ter or explode due to short - circui ts between outputs, short to v cc or short to ground . the ic may also shatter or explode when it is installed in a wrong orientation. to hall sensors or pull - up power supply osc/c hu m hv p hw p v sp v cc gnd res i dc fg u x v y w z mcu hall sensor signals ( note 1 ) 6 to 16.5 v system clock generator position estimation counter 5 - bit adc 6 - bit triangular wave generator output waveform generator data selector 120/ 180 select & gate block dead time control charger 120 commutation matrix power - on reset protection & reset phase alignment fg rotation diection st / sp cw / ccw err gb comparator comparator comparator comparator pwm hu hv hw 120/180 w u vdc v internal ref. voltage peak hold lowpass filter + upper limit v re f out voltage regulator ph tr g in g out lpf/la v refout ul r2 (100 k ? ) g = 1 + (r2/r1) r1 (10 k ? ) 100 k ? 0.1 f 0.1 f osc/r hw m hu p h vm cw/ccw fgc v refout m power device 0.01 f 2 bit ad & ov er voltage detection restrained detection
TB6634FNG 2015 - 4 - 3 26 package dimensions weight : 0. 17 g ( typ. )
TB6634FNG 2015 - 4 - 3 27 notes on contents 1. block diagrams some o f the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes. 2. equivalent circuits the equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purp oses. 3. timing charts timing charts may be simplified for explanatory purposes. 4. application circuits the application circuits shown in this document are provided for reference purposes only. thorough evaluation is required, especially at the mass pr oduction design stage. toshiba does not grant any license to any industrial property rights by providing these examples of application circuits. 5. test circuits components in the test circuits are used only to obtain and confirm the device characteristic s. these components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment. ic usage considerations notes on handling of ics [1] the absolute maximum ratings of a semiconductor device are a set of ra tings that must not be exceeded, even for a moment. do not exceed any of these ratings. exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. [2] use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or ic failure. the ic will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abno rmal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. to minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capa city, fusing time and insertion circuit location, are required. [3] if your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resultin g from the inrush current at power on or the negative current resulting from the back electromotive force at power off. ic breakdown may cause injury, smoke or ignition. use a stable power supply with ics with built - in protection functions. if the power s upply is unstable, the protection function may not operate, causing ic breakdown. ic breakdown may cause injury, smoke or ignition. [4] do not insert devices in the wrong orientation or incorrectly. make sure that the positive and negative terminals of p ower supplies are connected properly. otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. in addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
TB6634FNG 2015 - 4 - 3 28 points to remember on handling of ics (1) over current protection circuit over current protection circuits (refe rred to as current limiter circuits) do not necessarily protect ics under all circumstances. if the over current protection circuits operate against the over current, clear the over current status immediately. depending on the method of use and usage cond itions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or ic breakdown before operation. in addition, depending on the method of use and usage conditions, if over current continues to flow f or a long time after operation, the ic may generate heat resulting in breakdown. (2) heat radiation design in using an ic with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, no t to exceed the specified junction temperature (t j ) at any time and condition. these ics generate heat even during normal use. an inadequate ic heat radiation design can lead to decrease in ic life, deterioration of ic characteristics or ic breakdown. in a ddition, please design the device taking into considerate the effect of ic heat radiation with peripheral components. (3) back - emf when a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motors power supply due to the effect of back - emf. if the current sink capability of the power supply is small, the devices motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. to avoid this problem, take the effect of back - emf into consideration in system design.
TB6634FNG 2015 - 4 - 3 29 restrictions on product use ? toshiba corporation, and its subsidiaries and affiliates (collectively "toshiba"), reserve the right to make changes to the i nformation in this document, and related hardware, software and systems (collectively "product") without notice. ? this document and any information herein may not be reproduced without prior written permission from toshiba. even with toshiba's written permission, reproduction is permissible only if reproduction is wi thout alteration/omission. ? though toshiba works continually to improve product's quality and reliability, product can malfunction or fail. customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. before customers use the pro duct, create designs including the product, or incorporate the product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant toshiba information, including without limitation, this document, the s pecifications, the data sheets and application notes for product and the precautions and conditions set forth in the "toshiba semiconductor reliability handbook" and (b) the instruct ions for the application with which the product will be used with or for. customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this product in such d esign or applications; (b) evaluating and determining the app licability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parame ters for such designs and applications. toshiba a ssumes no liability for customers' product design or applications. ? product is neither intended nor warranted for use in equipments or systems that require extraordinarily high levels of quality and/or reliability, and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage and/or serious public impact ( " unintended use " ). except for specific applications as expressly stated in this document, unintended use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical eq uipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or ex plosions, safety devices, elevators and escalators, devices related to electric power, and equipment us ed in finance - related fields. if you use product for unintended use, toshiba assumes no liability for product. for details, please contact your toshiba sales representative. ? do not disassemble, analyze, reverse - engineer, alter, modify, translate or copy product, whether in whole or in part. ? product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited unde r any applicable laws or regulations. ? the information contained herein is presented only as guidance for product use. no responsibility is assumed by toshiba for any infringement of patents or any other intellectual property rights of third parties that may result from the use of product. n o license to any intellectual property right is grante d by this document, whether express or implied, by estoppel or otherwise. ? absent a written signed agreement, except as provided in the relevant terms and conditions of sale for product, and to the maximum extent allowable by law, toshiba (1) assumes no l iability whatsoever, including without limitation, indirect, consequential, special, or incidental damages or loss, including without limitation, loss of profits, loss of opportunities, business interruption and loss of data, and (2) disclaims any and all express or implied warranties and conditions related to sale, use of product, or information, including warranties or conditions of merchantability, fitness for a particular purpose, accuracy of information, or noninfringement. ? do not use or otherwise ma ke available product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technol ogy products (mass destruction weapons). product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the japanese foreign exchange and foreign trade law and the u.s. export administration regul ations. export and re - export of product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations. ? please contact your toshiba sales representative for details as to environmental matte rs such as the rohs compatibility of product. please use product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled su bstances, including without limitation, the eu rohs directive. toshiba assumes no lia bility for damages o r losses occurring as a resul t of noncompliance w ith applicable laws and regulations.

▲Up To Search▲

Price & Availability of TB6634FNG

	To Download TB6634FNG Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .